How to interface QDR-II+ synchronous SRAM with high-speed FPGAs (Part 1)